A 10-bit 100MSampleds current-steering D/A converter (DAC) has been designed and processed in a 0 . 8~ BiCMOS process. The DAC is intended for applications using direct digital synthesis, and focus has been set on reducing dynamic nonlinearities to achieve a high spurious free dynamic range (SFDR') at high generated frequencies. 
I. INTRODUCTION
High-speed and high resolution DACs are used in various applications such as direct digital synthesis (DDS), arbitrary waveform generation (AFG), new TVNideo systems and communications local oscillators. For these applications the dynamic performance of the DAC is very critical. For the DAC described in this paper, focus has been set on achieving a high spurious free dynamic range (SFDR) at high generated frequencies, fg, compared to the conversion rate, A. (lOOMSamples/s), i.e., &=0.3 A.. Any static or dynamic nonlinearity will generate spurious frequencies at the DAC output. For current steering DACs static nonlinearities can be reduced significantly by careful layout and by using different kinds of switching schemes for the current cells [5] , [6] . The main dynamic nonlinearities are nonequal and code dependent rise and fall times, delay between rise and fall transients, and nonlinear clock and data feedthrough. For a typical current steering DAC one of the main challenges is to generate steering signals for the current cells with very little skew [ 11, [3] , [5] . A solution is to use clocked current cells. One then has to generate a global clock for the current cells that has an acceptable low clock skew over the current cell matrix.
SFDR is measured from the generated frequency to the highest harmonic or non-harmonic spur within the frequency band 0x42.
Clock-skew can more easily be controlled than the delays of different steering signals, therefore the use of clocked current cells is an advantage.
The DAC presented in this paper is constructed using this scheme. Each current cell contains an ECL flip-flop. The skew between the steering signals for the different current cells are then controlled by a global clock signal.
The DAC architecture is described in section 11, and the current cells are described in section 111. Section IV gives some considerations about the chip layout, and in section V the measurement results are presented.
DAC ARCHITECTURE
The DAC is based on the well-known current steering principle [I]- [7] . The DAC architecture is shown in Fig. 1 .
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Fm ' t i l 0 U f and i0"f.b Fig. 1 The maximum output current from the DAC is designed to be 20mA. The ECL clock generator is placed in the middle of the current cell matrix to minimise clock skew. This also causes the clock skew to be a symmetrical error. Therefore it will be reduced by the hierarchical switching scheme. 
CMOS-to-
ECL converter and ECL-DFF t t Global (differential) ECL-clock
CURRENT CELLS
In a previous design of a 100MSumplesh 10-bit DAC [ 11 the INL and DNL were found to be less than 1 LSB. The static nonlinearities for this DAC were acceptable whereas the dynamic performance at high generated frequencies compared to the sampling rate was very poor. Focus in the design of the DAC presented in this paper was therefore set on reducing dynamic nonlinearities to reduce the effects of these at high generated frequencies. This was done be designing very fast current cells.
A simplified schematic of the large current cells is shown in Fig. 2 [2] . A differential pair with bipolar transistors, QI and Q2, is used to steer the current. The cascode current sink consists of two NMOS transistors M I and M,. The current cell includes a CMOS input section which decodes the row and column signals. The decoded signal is converted into a differential ECL signal that is latched before fed to the differential pair, Q, and Q2.
The use of a bipolar differential pair offers several advantages compared to the MOS counterpart. As the DAC should operate at a very high conversion rate, it is obvious to use fast bipolar transistors to toggle the current Icell between the two outputs. Furthermore, the required voltage swing at the input, vI,-vl,,h, is much lower compared to the input swing of a MOS differential pair in a practical design. The differential input voltage which guaranties that the total erroneous output current from all NLe,,,, current cells is less than 1/2 LSB of the total current, is given by (1). In (1) the collector currents ICl and In are given by the well-known exponential equation for the bipolar transistor. VT is the thermal voltage which equals 26mV at room temperature. For the bipolar transistor the relation between the terminal currents is I, = &+IL or I, = (1 +p).Zh. The current amplification factor, P, is process dependent and as bipolar transistors are used in the differential pair it is important to evaluate the influence of this in the collector current. We find:
The sensitivity of a with respect to p:
The relative variation in a is approximately given by
Assuming P =120 and APIP better than 2% for transistors on the same chip, one obtain a Ada of approximately 0.02%. This will be of minor importance compared to other mismatch sources, such as ground potential variations and mismatch between NMOS current sinks (i.e., geometrical mismatch, threshold mismatch etc.).
A a A/l ; = %-
IV. LAYOUT CONSIDERATIONS
The DAC is processed in a 0.8pm double-metal double-poly BiCMOS process. To minimise switching noise from the CMOS-and ECL-logic to couple to the output of the DAC, the power supplies for the CMOS-and ECL-logic and the current sinks are routed separately. The current Zccll from each large current cell introduces a voltage drop in the analogue ground. The analogue ground wires are therefore made wide. Also, several pads on each side of the current cell matrix are used to connect the analogue ground. Furthermore, all different parts of the circuitry are surrounded by guardrings and all major parts by double guardrings to minimise noise injected to the output through the substrate. A separate power pad has been used for the n-well parts of the guard rings. All bias lines, both to the ECL-logic and the current sinks in the current cells, have both local and global decoupling capacitors. Horizontal and vertical shielding between the analogue routing and digital data lines (both CMOS and ECL) have been used to minimise coupling between these. Careful layout and design were necessary to obtain sufficient time margin for the data setup with respect to the ECL clock. The chip was mounted in a 44 pin CLCC package. Clock skew, ground potential variation, etc., that generate dynamic nonlinearities at the DAC output have been taken into account and were designed to introduce errors at the output, each less than '/2 LSB. The switching scheme will tend to cancel must of them. The total error at the output is therefore not the sum of all errors. The size of the chip-core is 2. 2" x 2.2".
V. EXPERIMENTAL " J L T S
The performance of a DAC is normally evaluated by considering the static and dynamic nonlinearities. The static nonlinearities INL and DNL are presented in Fig. 3 and Fig. 4 .
All measurements were performed with single ended output as no differences were seen between single ended and differential output. The INL and DNL show that the current cells are not matched within an accuracy of 10 bit. The dynamic performance of the DAC can still be evaluated separately. This is done by letting the DAC generate two different frequencies, one low and one high. When generating a low frequency the static nonlinearities will dominate and cause the spurious frequencies at the output. At high frequencies the dynamic nonlinearities will dominate and the effect of these can be viewed as the difference between the two spectra. The dynamic performance is evaluated by forcing a digital sine-wave to the input of the DAC. The digital sines are saved in a cyclic 8k-memory, i.e., 8192 samples with no delay in the cyclic readout. To ensure phase continuity the data are obtained by generating f8 as (n/8192)%., n integer. A Colby Instruments Inc. SG8000A was used as the reference clock and an HP8563A spectrum analyser was used to measure the spectra which are presented in Fig 5 and cause the INL and DNL are larger than 1 LSB one does not obtain a SFDR of 60dB at low generated frequencies compared to the sampling frequency. For a constant ratio between& andf;. the SFDR increases whenf;. is decreased. This is again due to the fact that the dynamic nonlinearities become relatively less significant as the energy of one LSB is increased.
VI. CONCLUSION
A 10-bit 100MSumples/s current steering DAC has been designed and fabricated in a 0 . 8~ BiCMOS process. The core of the DAC consists of a matrix of current cells. Each current cell includes CMOS decoding logic, a CMOS-to-ECL converter, an ECL flip-flop and a bipolar differential pair to steer the current. The ECL flip-flop is clocked by a global ECL differential clock, and the differential output of the flip-flop directly steers the bipolar differential pair. The measured static nonlinearities INL and DNL were both approximately 2 LSB. The measured SFDR was 43dB at a generated frequency of approximately 0.3fT (f;. = 100MSumpleds) and 50dB at approximately l/lOA.. For three different ratios between the generated frequency and sampling frequency the SFDR was measured for lOMHz <f;, < 150MHz. The results are shown in Fig. 7 . From Fig. 7 it can be seen that the DAC operated up to a sampling rate of 140MSumples/s after which the DAC did not generate a sine wave at the output. This was due to internal timing problems. The SFDR at f . = 14OMSumples/s is approximately 6dB lower than that of the test with = lOOMSumples/s. This corresponds well with the fact that the energy of one LSB is approximately halved and the dynamic nonlinearities are the same which result in a reduction in the SFDR of 6dB. The power consumption was 650mW. Ber7-l
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